Kliuchnikov, Maslov, and Mosca proved in 2012 that a 2 × 2 unitary matrix V can be exactly represented by a single-qubit Clifford+T circuit if and only if the entries of V belong to the ring Z[1/ √ 2, i]. Later that year, Giles and Selinger showed that the same restriction applies to matrices that can be exactly represented by a multi-qubit Clifford+T circuit. These number-theoretic characterizations shed new light upon the structure of Clifford+T circuits and led to remarkable developments in the field of quantum compiling. In the present paper, we provide number-theoretic characterizations for certain restricted Clifford+T circuits by considering unitary matrices over subrings of
Introduction
Kliuchnikov, Maslov, and Mosca showed in [21] that a 2-dimensional unitary matrix V can be exactly represented by a single-qubit Clifford+T circuit if and only if the entries of V belong to the ring Z[1/ √ 2, i]. This result gives a number-theoretic characterization of single-qubit Clifford+T circuits. In [13] , Giles and Selinger extended the characterization of Kliuchnikov et al. to multi-qubit Clifford+T circuits by proving that a 2 n -dimensional unitary matrix can be exactly represented by an n-qubit Clifford+T circuit if and only if its entries belong to Z[1/ √ 2, i]. These number-theoretic characterizations provide great insight into the structure of Clifford+T circuits. As a result, single-qubit Clifford+T circuits are now very well understood [12, 14, 22, 23, 26] . In contrast, our understanding of multi-qubit Clifford+T circuits remains more limited, despite interesting results [11, 15, 16, 31] . One of the reasons for this limitation is that large unitary matrices over Z[1/ √ 2, i] are hard to analyze. In order to circumvent the difficulties associated with multi-qubit Clifford+T circuits, restricted gate sets have been considered in the literature. This led to important developments in the study of multiqubit Clifford, CNOT+T , and CNOT-dihedral circuits [3, 4, 5, 6, 19, 24, 28] . Unfortunately, the simpler structure of these restricted gate sets comes at a cost: they are not universal for quantum computing.
In the present paper, our goal is to address both of these limitations by considering universal restrictions of the Clifford+T gate set. To this end, we study circuits corresponding to unitary matrices over proper subrings of Z[1/ For each subring, we find a set of quantum gates G with the property that circuits over G correspond to unitary matrices over the given ring. Writing U 2 n (R) for the group of 2 n × 2 n unitary matrices over a ring R, our main results can then be summarized in the following theorem.
Theorem. A 2
n × 2 n unitary matrix V can be exactly represented by an n-qubit circuit over The gate sets in items (i)-(iv) of the above theorem are all universal for quantum computing [2, 29] , and we sometimes refer to circuits over these gate sets as integral, real, imaginary, and Gaussian Clifford+T circuits, respectively. As a corollary to the above theorem, we obtain two additional characterizations of universal gate sets.
Corollary. A 2
n × 2 n unitary matrix V can be exactly represented by an n-qubit circuit over Moreover, in (i) and (ii), a single ancilla is sufficient.
Restrictions similar to the ones considered here were previously studied in the context of foundations [27] , randomized benchmarking [18] , and graphical languages for quantum computing [8, 20, 30] . Furthermore, our study fits within a larger program, initiated by Aaronson, Grier, and Schaeffer, which aims at classifying quantum operations. Such classifications exist for classical reversible operations [1] and stabilizer operations [17] , but no classification is known for a universal family of quantum operations. In this context, our work can be seen as a partial classification of the universal extensions of the set of classical reversible gates {X, CX, CCX}. This perspective is illustrated in Figure 1 , which depicts a fragment of the lattice of subgroups of Z[1/ √ 2, i] where, for conciseness, we wrote D for the ring Z[1/2] so that the rings
, and D [ω], respectively. The rest of the paper is organized as follows. In Section 2, we give an overview of our methods. In Section 3, we introduce the rings and matrices which will be used throughout the paper. In Section 4, we show that certain useful matrices can be exactly represented by restricted Clifford+T circuits. Section 5 contains the proofs of our various number-theoretic characterizations. We conclude in Section 6.
Overview
Unrestricted Clifford+T circuits are generated by Since ω = (1 + i)/ √ 2, the entries of all the generators belong to the ring
. Hence, if a matrix V can be represented exactly by an n-qubit Clifford+T circuit, then V ∈ U 2 n (D [ω]), the group of 2 n × 2 n unitary matrices with entries in D [ω] . Showing that the ring D [ω] characterizes Clifford+T circuits thus amounts to proving the converse implication. An algorithm establishing that every element of U 2 n (D [ω]) can be exactly represented by a Clifford+T circuit is known as an exact synthesis algorithm.
To the left of the cube, in yellow, the symmetric group S n corresponds to circuits over the gate set {X, CX, CCX}. On the bottom face of the cube, in blue, are generalized symmetric groups, and on the top face of the cube, in red, are universal subgroups of U n (D [ω]). The edges of the lattice denote inclusion. The gates labeling the edges are sufficient to extend the expressive power of a gate set from one subgroup to the next (and no further). For example, the edge labeled Z going from S n to U n (Z) indicates that adding the Z gate to {X, CX, CCX} produces a gate set expressive enough to represent every matrix in U n (Z) (but not every matrix in U n (Z [i])).
The original insight of Kliuchnikov, Maslov and Mosca in the single-qubit Clifford+T case was to reduce the problem of exact synthesis to the problem of state preparation. The latter problem is to find, given a
Kliuchnikov et al. realized that this sequence of gates can be found by first writing v as v = u/ √ 2 q for some u ∈ Z [ω] and then iteratively reducing the exponent q.
This basic premise was extended by Giles and Selinger to the multi-qubit context by adding an outer induction over the columns of an n-qubit unitary. This method amounts to performing a constrained Gaussian elimination where the row operations are restricted to a few basic moves. The Giles-Selinger algorithm proceeds by reducing the leftmost column of an n × n unitary matrix to the first standard basis vector by applying a sequence of one-and two-level matrices, which act non-trivially on at most two components of a vector, before recursively dealing with the remaining submatrix. If the target unitary is V = v V ′ , then the Giles-Selinger algorithm first constructs a sequence of matrices G 1 , . . . , G ℓ such that
Left-multiplying V by this sequence of matrices then yields
where V ′′ is unitary. The fact that the matrices used in this reduction act non-trivially on no more than two rows of the matrix ensures that when the algorithm recursively reduces the columns of V ′′ it does so without perturbing the previously fixed columns. The Giles-Selinger algorithm thus relies on the following two facts.
A unit vector in D [ω]
n can be reduced to a standard basis vector by using one-and two-level matrices and 2. the required one-and two-level matrices can be exactly represented by Clifford+T circuits.
While each of our characterizations presents specificities, our method in characterizing restricted Clifford+T circuits follows this general structure.
Rings and Matrices
In this section, we discuss the rings and matrices that will be used throughout the paper. For further details, the reader is encouraged to consult [7] .
Rings
We write N for the set of nonnegative integers and if n ∈ N we write [n] for the set {1, . . . , n}. We use Z to denote the ring of integers and i to denote the imaginary unit. We define ω as ω = e iπ/4 = (1 + i)/ √ 2. Note that i is a 4-th root of unity and that ω is an 8-th root of unity.
We will use the extensions of Z defined below.
, and Z [ω] are known as the ring of quadratic integers with radicand 2, the ring of quadratic integers with radicand -2, the ring of Gaussian integers, and the ring of cyclotomic integers of degree 8, respectively. All of these rings are distinct subrings of Z [ω] and we have the inclusions depicted in the lattice of subrings below.
Further to the rings introduced in Definition 3.1, we will consider extensions of the ring of dyadic fractions, i.e., fractions whose denominator is a power of 2.
Definition 3.2. The ring of dyadic fractions is defined as
If v ∈ D √ 2 , then v can be written as v = u/2 q for some q ∈ N and some u ∈ Z √ 2 . A similar property holds for elements of
. If R is a ring and r ∈ R we write R/(r) for the quotient of the ring R by the ideal generated by the element r. Two elements s and s ′ of R are congruent modulo r if s − s ′ ∈ (r), in which case we write s ≡ s ′ (mod r). We sometimes refer to the elements of the ring R/(r) as residues. Some quotient rings are well-known. For example, Z/(2) = {0, 1} and Z/(4) = {0, 1, 2, 3}. The following proposition gives an explicit description of certain lesser-known rings of residues which will be useful in what follows.
, and
. This is the case if and only if (
which in turn holds if and only if
(mod 2) and
We will often take advantage of properties of residues. Some of the properties are generic. For example, if u and v are two elements of a ring R and u ≡ v (mod 2), then u ± v ≡ 0 (mod 2). Other properties of residues are specific to the ambient ring. For example, an integer u ∈ Z is odd if and only if u 2 ≡ 1 (mod 4). Similarly, for an integer u ∈ Z, we have u ≡ 3 (mod 4) if and only if −u ≡ 1 (mod 4). We now state important properties of residues in Z √ -2 and Z [i] for future reference. They can be established by reasoning using residue tables in the relevant quotient rings.
Proposition 3.5. The following statements hold.
•
Proposition 3.6. The following statements hold.
Matrices
We write e j for the j-th standard basis vector. If R is a ring, we sometimes write R n×n ′ for the collection of n × n ′ matrices over R. We will use one-, two-, and four-level matrices which act non-trivially on only one, two, or four of the components of their input. These matrices will be defined using basic matrices. The construction is best explained with an example. If
is a 2-dimensional unitary matrix, then in 3 dimensions the two-level operator of type V , which is denoted by V [1, 3] , is the matrix given below.
and let p be an element of Z [ω]. We will be interested in matrices of the form
where W is a matrix over R and q ∈ N.
. If V is a matrix of the form (1) and q ′ ∈ N, then we say that q ′ is a denominator exponent of V if
The smallest such q ′ is the least denominator exponent of V .
Note that the notion of denominator exponent applies to matrices of any dimensions and we can therefore talk about the denominator exponent of a vector or scalar.
Circuits
In this section, we review basic circuit constructions which will be useful below. A more detailed discussion of quantum circuits can be found in Chapter 4 of [25] .
Let ζ be an m-th root of unity. We sometimes call ζ a global phase of order m. We think of these global phases as gates acting on 0 qubits and in what follows we will be especially interested in the global phases of order 2, 4, and 8, which we denote −1, i, and ω, respectively. The single-qubit phase gate of order m is defined as
We will be particularly interested in phase gates of order 2, 4, and 8 which we call the Z, S, and T gates, respectively. Hence
In addition to phase gates, we will also use the single-qubit gates H and X defined by
The H gate is the Hadamard gate and the X gate is the NOT gate. The last single-qubit gate we will use is the F gate defined below.
The F gate is not as common as the other single-qubit gates introduced above. We note that F 2 = iH and that F can be expressed as a product of better known gates since
We will also make use of the two-qubit H ⊗ H gate as well as the controlled gates defined below.
We will refer to the first two operators as the the controlled -H gate, and controlled -X gate, respectively. The latter is sometimes also called the CNOT or controlled-NOT gate. The rightmost gate above is the doubly-controlled-NOT or Toffoli gate. In general, if G is a gate, then we write C n G for the n-control -G gate.
As usual, circuits are built from gates through composition and tensor product. An ancilla is a qubit used locally within a circuit but on which the global action of the circuit is trivial. In particular, we say that a unitary matrix W is exactly represented by a circuit D using n ancillas if for any input state |ψ and ancilla state |φ we have
If |φ = |0 ⊗n , then the ancillary qubits are said to be clean. Without this requirement, the ancillary qubits are said to be dirty. Unless otherwise stated, ancillas are assumed to be clean.
In order to characterize restricted Clifford+T circuits, it is helpful to establish some basic facts about the construction of multi-level matrices over gate sets including the Toffoli gate. It is known (see, e.g., [25, Sec. 4.5.2] ) that an n-qubit, 2 m -level matrix of type W can be implemented using the CX gate and the fully-controlled-W gate C n−m W . Moreover, if the fully-controlled-X gate can be implemented with one dirty ancilla and the singly-controlled-W gate can be implemented with one dirty ancilla, then the fully-controlled-W gate can be implemented using one clean ancilla.
Lemma 4.1. Let G be a gate set such that C n X is representable by a circuit with a single dirty ancilla for any n, and let W be a 2 m × 2 m unitary matrix. If CW is representable over G with at most one dirty ancilla, then C n W is also representable over G for any n ≥ 1. Moreover, a single ancilla suffices.
Proof. Follows from standard techniques, e.g. [9] . In particular, if n = 1, then CW is implementable with a single dirty, and hence also clean ancilla. If n > 1, then C n W gate can be implemented with the following construction, where each gate on the right has at least one (dirty) ancilla available for use:
We can now use Lemma 4.1 to give constructions of multi-level matrices of different types over their uncontrolled versions in the presence of the Toffoli gate. Recall that the multiply-controlled X gate can be implemented with CCX gates and a single dirty ancilla [9] . Proposition 4.2. The operators
where a, b, c, and d are distinct elements of [n] can be exactly represented by quantum circuits over the gate set {X, CX, CCX, H ⊗ H} using at most one ancilla.
Proof. By Lemma 4.1 it suffices to give constructions for the singly-controlled Z and H ⊗ H gates. Clearly
and it can be verified that
where a, b, c, and d are distinct elements of [n] can be exactly represented by quantum circuits over the gate set {X, CX, CCX, H} using at most one ancilla. where a and b are distinct elements of [n] can be exactly represented by quantum circuits over the gate set {X, CX, CCX, ωH, S} using at most one ancilla.
Proof. Again it suffices to give constructions for the singly-controlled S and ωH gates. In this case it can be verified that where a and b are distinct elements of [n] can be exactly represented by quantum circuits over the gate set {X, CX, CCX, F } using at most one ancilla.
Proof. To show that CZ is representable over the gate set, it can be observed that since
The construction of CF is somewhat more involved, but can be obtained from standard constructions (e.g., [9] ) by noting that (ZXF ) 2 = I, and X(ZXF )X(ZXF )X = ZXF.
In particular, the controlled ZXF gate can be constructed by adding a control to the middle X gate above and cancelling the controlled Z and X factors:
5 Number-Theoretic Characterizations
The D case
We start by studying the group of n×n unitary matrices over D. Since X, CX, CCX, and H ⊗H have entries in D, any circuit over the gate set {X, CX, CCX, H ⊗ H} must represent a unitary matrix over D. Here, we show the converse: any unitary matrix over D can be represented by a circuit over {X, CX, CCX, H ⊗ H}.
To prove this, it is sufficient to establish that every unitary over D can be expressed as a product of the following generators
where a, b, c, and d are distinct elements of [n]. Indeed, by Proposition 4.2, all of the above generators can be exactly represented by quantum circuits over the gate set {X, CX, CCX, H ⊗ H}.
If V is a matrix over D, then V can be written as
where q ∈ N and W is a matrix over Z. We will consider 2 denominator exponents of such matrices. The following four lemmas are devoted to proving the analogue of Giles and Selinger's Column Lemma (Lemma 5 in [13] ). Here, the goal is to establish that any unit vector over D can be reduced to a standard basis vector by multiplying it on the left by an appropriately chosen sequence of generators. We consider the case of vectors of dimension n < 4 first, before moving on to higher dimensions.
Lemma 5.1. Let n < 4 and let j ∈ [n]. If v is an n-dimensional unit vector over D, then there exists
Proof. Write v as v = u/2 q with u ∈ Z n and q = lde 2 (v). Since v is a unit vector, we have v † v = 1 and thus
The square of any odd number is congruent to 1 modulo 4. Thus when n < 4, we have u 2 k ≡ 0 (mod 4) only if every u k is even. This implies that lde 2 (v) = 0 when n < 4 and therefore that v = ±e j ′ for some j ′ ∈ [n]. Hence one of
must hold, which completes the proof.
is a four-level matrix, we consider its action on certain 4-dimensional vectors in the lemma below. This is in contrast with Giles and Selinger's algorithm, for which only one-and two-level matrices are needed. 
Proof. Write v as v = u/2 q where u ∈ Z n and q > 1. Since v is a unit vector we have v † v = 1 and thus
The number of u k such that u 2 k ≡ 1 (mod 4) is therefore congruent to 0 modulo 4. Hence, we can group these entries in sets of size 4 and apply Lemma 5.2 to each such set in order to reduce the 2 denominator exponent of the vector.
Proof. The case of vectors of dimension n < 4 was treated in Lemma 5.1 so we assume that n ≥ 4 and we proceed by induction on the least 2 denominator exponent of v.
• If lde 2 (v) = 0, then v is a unit vector in Z n . Hence v = ±e j ′ for some j ′ ∈ [n] and one of
• If lde 2 (v) > 0, apply Lemma 5.3 to reduce the 2 denominator exponent of v.
We can now use Lemma 5.4 to prove that every unitary matrix with entries in D can be written as a product of generators. This, together with Proposition 4.2 establishes our characterization of circuits over the gate set {X, CX, CCX, H ⊗ H}.
Theorem 5.5. If V is an n-dimensional unitary matrix with entries in D, then there exists generators
Proof. By iteratively applying Lemma 5.4 to the columns of V . Corollary 5.6. A matrix V can be exactly represented by an n-qubit circuit over {X, CX, CCX, H ⊗ H} if and only if V ∈ U 2 n (D). Moreover, a single ancilla always suffices to construct a circuit for V .
To conclude this case, we leverage Theorem 5.5 and Corollary 4.3 to characterize circuits over the gate set {X, CX, CCX, H}. To this end, we consider matrices of the form
where q ∈ N and W is a matrix over Z. For these matrices, we use √ 2 denominator exponents. We extend the set of generators from (2) with a matrix of the form I ⊗ H. Thus the relevant generators are now
where a, b, c, and d are distinct elements of [n].
Lemma 5.7. If V = 0 is as in (4), then all the √ 2 denominator exponents of V are congruent modulo 2.
Proof. Suppose that q < q ′ are two √ 2 denominator exponents of
for some integer matrices W and W ′ . Assume without loss of generality that q < q ′ . Then
Theorem 5.8. Let n be even. If V = W/ √ 2 q is an n-dimensional unitary matrix such that W is an integer matrix, then there exists generators
Proof. If q is even, the result follows from Theorem 5.5. If q is odd, then
for some even q ′ and some integer matrix W ′ . Hence the result follows by applying Theorem 5.5 to (I 2 n−1 ⊗ H)V .
Remark 5.9. The restriction to even dimensions in Theorem 5.8 is not a consequence of the choice of generators. Indeed, it can be shown that there are no unitary matrices of the form (4) whose dimension and least √ 2 denominator exponent are both odd [10] .
Corollary 5.10. A matrix V can be exactly represented by an n-qubit circuit over {X, CX, CCX, H} if and only if V is a 2 n -dimensional unitary matrix such V = W/ √ 2 q for some integer matrix W and some q ∈ N.
Moreover, a single ancilla always suffices to construct a circuit for V .
The D √ 2 case
We now focus on the group of n × n unitary matrices with entries in D √ 2 . The elements of this group can be written as
where q ∈ N and W is a matrix over Z √ 2 . We now use √ 2 denominator exponents and the relevant generators are
where a and b are distinct elements of [n] . By Proposition 4.6, all of the above generators can be exactly represented by quantum circuits over the gate set {X, CX, CCX, H, CH}. As in the previous cases, we prove our characterization by showing that any unitary matrix of the form (6) can be expressed as a product of generators from (7).
. It can then be verified that
Proof. Write v as v = u/ √ 2 q where u ∈ Z √ 2 and q > 0. Since v is a unit vector we have v † v = 1 and
j since u is real. Letting u j = x j + y j √ 2, this yields the following equation
Thus x 2 j ≡ 0 (mod 2) and x j y j = 0. It follows that u j ≡ 1 (mod 2) for evenly many j and u j ≡ 1 + √ 2 (mod 2) for evenly many j. We can therefore group these entries in sets of size 2 and apply Lemma 5.11 to each such set in order to reduce the √ 2 denominator exponent of the vector.
The following three statements are established like the corresponding ones in the previous section. For this reason, we omit their proofs.
Theorem 5.14. If V is an n-dimensional unitary matrix with entries in D √ 2 , then there exists generators
Corollary 5.15. A matrix V can be exactly represented by an n-qubit circuit over {X, CX, CCX, H, CH} if and only if V ∈ U 2 n D √ 2 . Moreover, a single ancilla always suffices to construct a circuit for V .
The D √ -2 case
We now consider the group of n × n unitary matrices with entries in D √ -2 . Such matrices can be written as
where q ∈ N and W is a matrix over Z √ -2 . We now use √ -2 denominator exponents and the relevant generators are
where a and b are distinct elements of [n] . By Proposition 4.7, all of the above generators can be exactly represented by quantum circuits over the gate set {X, CX, CCX, F }. As in the previous cases, we establish our characterization by showing that any unitary matrix of the form (8) can be expressed as a product of generators from (9).
, then there exists m 0 , m 1 , m 2 , and m 3 such that
Proof. First consider the case in which u 1 ≡ u 2 (mod 2). Then u 1 + u 2 ≡ u 1 − u 2 ≡ 0 (mod 2) and it can be verified that
. We now consider the case in which u 1 ≡ u 2 (mod 2). In this case, the fact that u † 1 u 1 ≡ u † 2 u 2 ≡ 1 (mod 2) implies that one of u 1 or u 2 is congruent to 1 or 3 modulo 2 √ -2 while the other is congruent to (1 + √ -2) or (3 + √ -2) modulo 2 √ -2. We can therefore find m 1 , m 2 , m 3 such that
where u
and u
Hence we can set u 
Proof. Write v as v = u/ √ -2 q where u ∈ Z √ -2 and q > 0. Since v is a unit vector we have v † v = 1 and
and it follows that u † j u j ≡ 1 (mod 2) for evenly many j, since modulo 2 we have u † j u j ≡ 0 or u † j u j ≡ 1. We can therefore group these entries in sets of size 2 and apply Lemma 5.16 to each such set in order to reduce the denominator exponent.
Theorem 5.19. If V is an n-dimensional unitary matrix with entries in D √ -2 , then there exists generators
Corollary 5.20. A matrix V can be exactly represented by an n-qubit circuit over {X, CX, CCX, F } if and only if V ∈ U 2 n D √ -2 . Moreover, a single ancilla always suffices to construct a circuit for V .
The D[i] case
Finally, we turn our attention to the group of n × n unitary matrices with entries in
where a and b are distinct elements of [n]. We reason as in the previous cases, noting by Proposition 4.4 that all of the above generators can be exactly represented by quantum circuits over {X, CX, CCX, ωH, S}. If V is a matrix over D[i], then V can be written as V = W/2 q where q ∈ N and W is a matrix over Z [i]. For our purposes, however, it is more convenient to express these matrices as
where q ∈ N and W is a matrix over
. This is equivalent since
We therefore use matrices of the form (11) and use (1 + i) denominator exponents.
, then there exists m 1 and m 2 such that
, we can find m 1 and m 2 such that i m1 u 1 ≡ i m2 u 2 ≡ 1 (mod 2). It can then be verified that
Proof. Write v as v = u/(1 + i) q where u ∈ Z [i] and q > 1. Since (1 + i) † (1 + i) = 2 and v is a unit vector, we have 2
and it follows that u 2 j ≡ 1 (mod 2) for evenly many j. We can therefore group these entries in sets of size 2 and apply Lemma 5.21 to each such set in order to reduce the denominator exponent. (D[i] ). Moreover, a single ancilla always suffices to construct a circuit for V .
Corollary 5.25 characterizes circuits over the gate set {X, CX, CCX, ωH, S}. We now use this result, together with Corollary 4.5 to characterize circuits over the gate set {X, CX, CCX, H, S}. To this end, we consider matrices of the form
where q ∈ N and W is a matrix over Z [i]. We use the √ 2 denominator exponents of such matrices and, as in Section 5.1, we make use of the fact that √ 2 / ∈ Z [i]. The relevant generators are now i [a] , X [a,b] , ωH [a,b] , ωI n .
Lemma 5.26. If V = 0 is as in (12), then all the denominator exponents of V are congruent modulo 2.
Proof. Similar to the proof of Lemma 5.7. 
Conclusion
In this paper, we provided number-theoretic characterizations for several classes of restricted but universal Clifford+T circuits, focusing on integral, real, imaginary, and Gaussian circuits. We showed that a unitary matrix can be exactly represented by an n-qubit integral Clifford+T circuit if and only if it is an element of the group U 2 n (D). We then established that real, imaginary, and Gaussian circuits similarly correspond to the groups U 2 n (D √ 2 ), U 2 n (D √ -2 ), and U 2 n (D[i]), respectively. An avenue for future research is to improve the performance, in runtime or gate count, of the algorithms introduced in the present paper. Further afield, it would be interesting to study restricted Clifford+T circuits in the context of fault-tolerance, randomized benchmarking, or simulation. While these and many other questions remain open, we hope that our characterizations will help deepen our understanding of Clifford+T circuits, restricted or not.
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